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InGaAs gate-all-around metal-oxide-semiconductor field-effect transistors (MOSFETs) with 6 nm
nanowire thickness have been experimentally demonstrated at sub-80 nm channel length. The effects
of forming gas anneal (FGA) on the performance of these devices have been systematically studied.
The 30 min 400 C FGA (4% H2/96% N2) is found to improve the quality of the Al2O3/InGaAs
interface, resulting in a subthreshold slope reduction over 20 mV/dec (from 117 mV/dec in average to
93 mV/dec). Moreover, the improvement of interface quality also has positive impact on the on-state
device performance. A scaling metrics study has been carried out for FGA treated devices with
channel lengths down to 20 nm, indicating excellent gate electrostatic control. With the FGA
passivation and the ultra-thin nanowire structure, InGaAs MOSFETs are promising for future logic
applications. VC 2013 American Institute of Physics. [http://dx.doi.org/10.1063/1.4794846]
Recently, InGaAs has been considered as one of the
promising channel materials for CMOS beyond the 10 nm
technology node because of its large electron mobility. 3D
InGaAs devices such as fin field-effect transistors and the
gate-all-around (GAA) metal-oxide-semiconductor field
effect transistors have been shown to offer large drive cur-
rent and excellent immunity to short channel effects
(SCE).1–6 In particular, the GAA MOSFETs provide the best
gate electrostatic control and therefore the ultimate channel
length (Lch) scalability. It is known that better SCE control
can be obtained by reducing the nanowire size, enabling fur-
ther Lch scaling. InGaAs nanowires fabricated by top-down
technology with sub-10 nm wire dimension, either nanowire
width (WNW) or thickness (TNW), have not been reported. On
the other hand, the interface quality is one of the critical
problems for III-V MOSFETs. Superior interface quality is
required for optimizing both the on-state and off-state per-
formance of MOSFETs. Al2O3 is commonly used as the gate
insulator for InGaAs MOSFETs for the relatively low inter-
face trap density (Dit). Various passivation methods have
been developed and optimized on the Al2O3/InGaAs inter-
face such as (NH4)2S passivation,
7,8 surface nitridation,9,10
and phosphor passivation.11 Forming gas anneal is another
common post metallization treatment used to improve the
interface quality of Al2O3/InGaAs. Interface traps, oxide
charges, and border traps reduction after FGA have been
reported by CV methods.12,13 Recent study of effects of
FGA on planar devices shows that on-state performances
such as drive current (Ion) and transconductance (gm)
are improved after FGA.14 However, the impacts of FGA
have not been studied in short channel devices with GAA
structure. The compatibility between FGA and other passiva-
tion methods have not been studied either.
In this letter, 20–80 nm Lch short channel In0.65Ga0.35As
GAA MOSFETs with 6 nm TNW and 30 nm WNW have been
fabricated with or without FGA treatment. FGA offers
improvement in the on-state and off-state performance of the
devices. The reduction of subthreshold slope (SS) and the
increase of gm and Ion verify the improvement of the inter-
face quality. The average interface trap density drops by
40% on average after FGA. Moreover, SS and drain induced
barrier lowering (DIBL) do not increase when Lch scales
from 80 nm down to 20 nm, demonstrating the excellent scal-
ability of InGaAs GAA MOSFET with sub-10 nm nanowire
dimension. It is also found that the 30 min 400 C FGA pas-
sivation is fully compatible with the (NH4)2S passivation.
The interface trap density is significantly improved in devi-
ces with (NH4)2S passivation and FGA together than those
with (NH4)2S passivation only.
Figure 1(a) shows the schematic diagram of the InGaAs
GAA MOSFET fabricated in this work and the cross sec-
tional transmission electron microscope (TEM) image of an
InGaAs nanowire with 6 nm TNW. The fabrication process
flow of the devices is shown in Figure 1(b). The top-down
fabrication process is similar to that demonstrated in Ref. 4.
The starting material is a 2 in. semi-insulating InP substrate.
100 nm undoped In0.52Al0.48As etch stop layer, 80 nm
undoped InP layer, 10 nm undoped In0.65Ga0.35As channel
layer, and 2 nm undoped InP layer were sequentially grown
by molecular beam epitaxy. Source/drain implantation was
performed at an energy of 20 keV and a dose of 1014 cm2,
followed by dopant activation at 600 C for 15 s in nitrogen
ambient. After fabricating nanowire fins using BCl3/Ar reac-
tive ion etching, HCl based release process was performed to
create the free-standing InGaAs nanowires. Before the gate
a)Author to whom correspondence should be addressed. Electronic mail:
yep@purdue.edu.
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stack deposition, 10% (NH4)2S passivation was performed.
The gate dielectric is 5 nm atomic layer deposited (ALD)
Al2O3 to study the effect of FGA on Al2O3/InGaAs interface
while maintaining a low gate leakage current. Following
ALD WN gate metallization process, the devices are divided
into two groups. One was treated with 30 min 400 C FGA
(4% H2/96% N2) and the other served as the control group.
After gate etch process, source/drain contacts were formed
with Au/Ge/Ni alloy. Each device has four nanowires fabri-
cated in parallel. All patterns were defined by a Vistec UHR
electron beam lithography system.
Figures 2(a) and 2(a) show the I-V characteristics com-
parison between two typical devices with Lch¼ 20 nm,
WNW¼ 30 nm with and without 30 min 400 C FGA. Device
with FGA shows an 89% increase in on-current (Ion) at
Vds¼VgsVT¼ 0.8 V and the SS of device with FGA is
93 mV/dec, which is 23 mV/dec smaller than that of device
without FGA. Maximum gm of device with FGA is also
found to be 59% larger than that of control device without
FGA. After being normalized by the perimeter of the nano-
wire, the best Ion and peak gm at Vds¼Vgs – VT¼ 1 V is
505 lA/lm and 665 lS/um, respectively. The saturation-
currents of devices in this work are lower compared to
InGaAs GAA MOSFETs with 30 nm TNW and the same
WNW and Lch.
4 The reduction in drive current is attributed to
the larger impact of surface roughness which decreases the
channel mobility. Details of the transport properties of the
ultra-thin nanowires are under investigation.
To study the effects of FGA, the average SS, threshold
voltage VT, and Ion of InGaAs GAA MOSFETs with Lch
between 20 nm and 80 nm have been extracted. Figures 3(a),
3(b), and 4(a) show the statistical data of SS, VT and Ion for
devices with and without FGA. As shown in Figure 3(a),
devices with FGA has a much lower SS for all channel
lengths compared to the control devices without FGA. The
average of SS shows an obvious reduction from about
117 mV/dec to 93 mV/dec. The improvement of off-state
performance indicates that FGA can reduce the interface
traps within the bandgap. The threshold voltage is found to
increase with FGA treatment, as shown in Figure 3(b). It is
known that traps at the Al2O3/InGaAs interface are mostly
donor type. The reduction of donor interface trap does not
have a significant impact on the threshold voltage while the
reduction of acceptor trap leads to negative VT shift.
15 Thus,
the positive shift of VT in this study is attributed to the reduc-
tion of positive fixed charge density and the ion charge
density in oxide layer. Figure 4(a) shows the comparison of
on-current. Ion is found to increase by 14% on average with
FIG. 1. (a) Cross sectional TEM image and
schematic diagram of an InGaAs GAA
MOSFET with TNW¼ 6 nm. (b) Fabrication
process flow of the InGaAs GAA
MOSFETs.
FIG. 2. (a) Output and (b) transfer characteris-
tics of two typical InGaAs GAA MOSFETs
with Lch¼ 20 nm, WNW¼ 30 nm, and TNW
¼ 6 nm with and without FGA treatment. Due
to the significant reverse junction leakage cur-
rent, IS is presented instead of ID.
093505-2 Si et al. Appl. Phys. Lett. 102, 093505 (2013)
Downloaded 27 Sep 2013 to 128.46.221.64. This article is copyrighted as indicated in the abstract. Reuse of AIP content is subject to the terms at: http://apl.aip.org/about/rights_and_permissions
FGA, accompanied by 25% gm enhancement (not shown).
One origin for the Ion enhancement is the reduction of inter-
face trap density near the conduction band edge. Another ori-
gin is that mobility is improved due to the reduction in
Coulomb scattering as a result of oxide charge reduction.
Interface trap density of the devices are extracted with
the approximate formula SS¼ 60(1þ (qDitþCD)/Cox) mV/
dec,16 where CD is the depletion capacitance and Cox is the
gate capacitance. The depletion capacitance can be neglected
for its weak impact on SS. Devices in Ref. 4 show the mini-
mum SS of 63 mV/dec, which indicates CD contribute to at
most 3 mV/dec to SS in the InGaAs GAA MOSFET struc-
ture. As the device structure is similar as Ref. 4, CD is also
negligible in this work. Thus, subthreshold swing can be
written as SS¼ 60(1þ qDit/Cox) mV/dec. It is estimated that
the upper limit of mid-gap Dit is reduced by 40% percent
with FGA, indicating that FGA can improve the interface
quality of the Al2O3/InGaAs interface.
Another interesting phenomenon found in this work is
the standard deviation (STD) comparison for SS, VT, and Ion.
The SS STD and VT STD of devices with FGA are smaller
than the control devices without FGA, while the Ion STD and
gm STD of devices with FGA are larger than devices without
FGA. The STD of SS and VT reduces with FGA treatment
because of the improvement of the interface quality as shown
earlier. However, the larger on-state STD seems unexpected
and contradictory to the Dit reduction. The most possible rea-
son is that the ohmic contact of the devices with FGA is
worse than those without FGA, which can in turn increase
on-state variation. To confirm this hypothesis, external
resistance (Rext) is extracted by linear fitting Rtot and
1/(VgsVTVds/2) at small Vds.17 As shown in Figure
4(b), both average value of Rext and STD of Rext of devices
with FGA is much larger than devices without FGA. The
larger Rext of devices with FGA suggests that the intrinsic
current improvement of devices with FGA is even larger
than that shown in Figure 4(a). Although the exact reason for
the increased Rext after FGA has not been clearly understood,
it is likely that the Au/Ge/Ni alloy based ohmic contact is
sensitive to FGA treatment. More advanced source/drain
contact technologies need to be explored to reduce the Rext
and improve on-state variation.
Furthermore, we investigate the scaling metrics of
InGaAs GAA MOSFETs with 6 nm TNW and FGA. The TNW
scaling of an InGaAs GAA MOSFET theoretically has the
same effect as the WNW scaling in terms of the electrostatic
control.4 However, the scaling of TNW can reduce the surface
area that has underwent dry etching process during the nano-
wire formation, leading to the reduced surface roughness.
Figure 5 shows SS and DIBL versus Lch with WNW¼ 30 nm.
FIG. 3. (a) SS and (b) VT of these devices with
WNW¼ 30 nm and TNW¼ 6 nm versus Lch.
With FGA and their control devices are in
comparison. Each data point represents 5–10
measured devices. VT is extracted from linear
extrapolation at Vds¼ 50 mV.
FIG. 4. (a) Ion and (b) Rext versus Lch in compar-
ison between FGA devices and their control
ones.
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No evidence of Lch dependence of SS and DIBL are observed
in this work, as opposed to the InGaAs GAA MOSFETs with
larger TNW.
4 The results show that the InGaAs GAA
MOSFETs with extremely thin TNW offer better immunity to
SCE and improved scalability which can be further improved
by equivalent oxide thickness (EOT) scaling.4,18,19
In conclusion, InGaAs GAA MOSFETs with 6 nm TNW
have been fabricated. The effects of FGA on the perform-
ance of the devices are systematically studied. It is found
that the 30 min 400 C forming gas anneal results in an
improved Al2O3/InGaAs interface and is also fully compati-
ble with the (NH4)2S passivation. A scaling metrics study of
the InGaAs GAA MOSFETs has also been carried out. The
extremely thin nanowire structure has been shown to
improve SCE immunity, and it is very promising for future
logic applications.
The authors would like to thank D. A. Antoniadis, J. A.
del Alamo, and M. S. Lundstrom for valuable discussions.
This work is supported by SRC FCRP MSD Center and
AFOSR, monitored by Professor James C. M. Hwang.
1J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye, in
2011 IEEE International Electron Devices Meeting (IEDM), Washington,
DC, 5–7 December 2011, p. 769.
2M. Radosavljevic, G. Dewey, D. Basu, J. Boardman, B. Chu-Kung, J. M.
Fastenau, S. Kabehie, J. Kavalieros, V. Le, and W. K. Liu, in 2011 IEEE
International Electron Devices Meeting (IEDM), Washington, DC, 5–7
December 2011, p. 765.
3H. C. Chin, X. Gong, L. Wang, H. K. Lee, L. Shi, and Y. C. Yeo, IEEE
Electron Device Lett. 32, 146 (2011).
4J. J. Gu, X. W. Wang, H. Wu, J. Shao, A. T. Neal, M. J. Manfra, R. G.
Gordon, and P. D. Ye, in 2012 IEEE International Electron Devices
Meeting (IEDM), San Francisco, CA, 10–12 December 2012, p. 633.
5F. Xue, A. Jiang, Y.-T. Chen, Y. Wang, F. Zhou, Y.-F. Chang, and J. Lee, in
2012 IEEE International Electron Devices Meeting (IEDM), San Francisco,
CA, 10–12 December 2012, p. 629.
6Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, in 2009 IEEE
International Electron Devices Meeting (IEDM), Baltimore, MD, 7–9
December 2009, p. 331.
7E. O’Connor, B. Brennan, V. Djara, K. Cherkaoui, S. Monaghan, S. B.
Newcomb, R. Contreras, M. Milojevic, G. Hughes, and M. E. Pemble,
J. Appl. Phys. 109, 024101 (2011).
8J. J. Gu, A. T. Neal, and P. D. Ye, Appl. Phys. Lett. 99, 152113 (2011).
9F. Capasso and G. F. Williams, J. Electrochem. Soc. 129(4), 821 (1982).
10T. Hoshii, S. Lee, R. Suzuki, N. Taoka, M. Yokoyama, H. Yamada, M.
Hata, T. Yasuda, M. Takenaka, and S. Takagi, J. Appl. Phys. 112, 073702
(2012).
11J. Lin, S. Lee, H. J. Oh, W. Yang, G. Q. Lo, D. L. Kwong, and D. Z. Chi,
in 2008 IEEE International Electron Devices Meeting (IEDM), San
Francisco, CA, 15–17 December 2008, p. 401.
12B. Shin, J. R. Weber, R. D. Long, P. K. Hurley, C. G. Van de Walle, and
P. C. McIntyre, Appl. Phys. Lett. 96, 152908 (2010).
13E. J. Kim, L. Wang, P. M. Asbeck, K. C. Saraswat, and P. C. McIntyre,
Appl. Phys. Lett. 96, 012906 (2010).
14V. Djara, K. Cherkaoui, M. Schmidt, S. Monaghan, E. O’Connor, I. M.
Povey, D. O’Connell, M. E. Pemble, and P. K. Hurley, IEEE Trans.
Electron Devices 59, 1084 (2012).
15D. Varghese, Y. Xuan, Y. Q. Wu, T. Shen, P. D. Ye, and M. A. Alam, in
2008 IEEE International Electron Devices Meeting (IEDM), San
Francisco, CA, 15–17 December 2008, p. 379.
16S. M. Sze and K. K. Ng, Physics of Semiconductor Devices (Wiley-
Interscience, 2006).
17P. Hashemi, L. Gomez, and J. L. Hoyt, IEEE Electron Device Lett. 30,
401 (2009).
18J. Lin, D. A. Antoniadis, and J. A. del Alamo, in 2012 IEEE International
Electron Devices Meeting (IEDM), San Francisco, CA, 10–12 December
2012, p. 757.
19D.-H. Kim, P. Hundal, A. Papavasiliou, P. Chen, C. King, J. Paniagua, M.
Urteaga, B. Brar, Y. G. Kim, J.-M. Kuo, J. Li, P. Pinsukanjana, and Y. C. Kao,
in 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco,
CA, 10–12 December 2012, p. 761.
FIG. 5. SS and DIBL versus Lch of FGA treated InGaAs GAA MOSFETs
with WNW¼ 30 nm and TNW¼ 6 nm.
093505-4 Si et al. Appl. Phys. Lett. 102, 093505 (2013)
Downloaded 27 Sep 2013 to 128.46.221.64. This article is copyrighted as indicated in the abstract. Reuse of AIP content is subject to the terms at: http://apl.aip.org/about/rights_and_permissions
